

# LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
1	24/07/15	logic families ✓	I	Block Board		
2	26/07/15	Introduction to		"		
		CMOS logic				
3	27/07/15	CMOS logic levels ✓		"		
4	28/07/15	Gate using CMOS logic		"		
5	29/07/15	CMOS steady state		"		
		electrical behaviour				
6	30/07/15	CMOS dynamic		"		
		Electrical behaviour				
7	31/07/15	CMOS logic families		"		
8	06/08/15	Bipolar logic		"		
		Diode logic				
9	06/08/15	Transistor logic		"		
10	10/08/15	TTL logic families		"		
11	13/08/15	CMOS/TTL Interfacing		"		
12	13/08/15	Low voltage CMOS		"		
		logic & Interfacing				
13	14/08/15	Emitter coupled logic		"		
14	17/08/15	Comparison of		"		
		logic families				

# LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
15	11/08/15	Introduction	II	Blackboard		
		Combinational				
		Logic Design - I				
16	10/08	Decoder Design &		II		
		Analysis				
17	14/08/15	Encoder Design &		II		
		Analysis				
18	15/08/15	Three State Device		"		
		Design & Analysis				
19	03/09/15	MUX, DEMUX		II		
		Design & Analysis				
20	07/09/15	X-OR, OR		II		
21	07/09/15	Parity Circuits		II		
22	08/09/15	Comparator		"		
23	09/09/15	Design Consideration		"		
		with Relavent-				
		Digital IC's				
24	14/09/15	VHDL modeling of		"		
		Decoder, Encoder				
25	15/09/15	Multiplexer, Compar-		"		
		ator				

# LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
26	15/09/15	combinational logic	III	Back Board		
		Design & Analysis				
27	18/09/15	Procedure of Adder		II		
28	18/09/15	Subtractors,		II		
		ALU's				
29	21/09/15	Barrel Shifter		II		
		floating point number				
30	23/09/15	Dual Parity Encoder		II		
31	24/09/15	encoding comparator		V		
32	24/09/15	Combinational		II		
		Multiplexer				
33	27/09/15	Design considerations		II		
		with digital IC's				
34	29/09/15	VHDL modelling of		II		
		Adder, Subtractor				
35	05/10/15	Barrel Shifter, Multiplexer		II		
		sequential logic	IV	II		
36	05/10/15	Design & Introduction				
37	12/10/15	latches	I	II		
38	08/10/15	Flipflops		II		

# LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
39	10/10/15	combinational		Block Board		
40	11/10/15	Shift Register		"		
41	12/10/15	Synchronous Design		"		
		Methodology				
42	14/10/15	Impediments to Design		"		
43	15/10/15	VHDL modelling to		"		
44	16/10/15	Ripple counter		"		
45	17/10/15	Shift Register		"		
46	19/10/15	Synchronous counter		"		
47	20/10/15	Introduction to PLD'S	V	"		
48	24/10/15	PROM, RAM		"		
49	24/10/15	PAL, PLA		"		
50	26/10/15			"		
51	27/10/15	CPLD		"		
52	02/11/15	FPGA		"		
53	02/11/15	Design consideration of		"		
54	03/11/15	PLD'S with digital IC		"		
55	04/11/15	VHDL modelling		"		
		of memories				
56	06/11/15	VHDL modelling of PLD'S		"		
		Revision		"		