

LESSON PLAN

Sl. No.	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
60	7/1/16	R-2R based converter		Board		
61	8/1/16	Thermocouple code current mode D/A converters		"		
62	18/1/16	Integrating Converter		"		
63	19/1/16	Successive approximation Converter		"		
64	20/1/16	DAC based Successive approximation		"		
65	21/1/16	Flash Converter		"		
66	22/1/16	Time interleaved A/D converter		Board		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Upon Re
47	16/11/16	XC 9500 CPLD architecture		Board		
	17/11/15			"		
48	18/11/16	CLB internal architecture		"		
				"		
49	21/11/15	3/8 block internal architecture		"		
				"		
50	22/11/16	FPGA		"		
				"		
51	23/11/15	CLB, 3/8 architecture		"		
	24/11/15			"		
52	28/11/15	Comparators	VI	Board		
53	29/11/15	Latched comparators		"		
54	30/11/15	Decoders based comparators		"		
55	31/11/15	Resistor string comparators		"		
56	1/12/16	folded resistor string converters		"		
				"		
57	4/12/16	Binary scale converters		"		
				"		
58	5/12/16	Binary weighted resistor converters		"		
				"		
59	6/12/16	Reduced resistance		"		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Correct Upon
31	23/11/15	logic families & characteristics	IV	Board		
32	24/11/15	Interfacing comparison of logic families				
33	25/11/15	comparators				
34	26/11/15	VHDL modelling for decoders, Encoders				
35	27/11/15	MUX, comparison				
36	28/11/15	adders & Subtraction				
37	1/12/15	VHDL modelling for latches, flip-flops				
38	2/12/15	Counter, shift register				
39	4/12/15	For. ASM charts				
40	7/12/15	Problems				
41	8/12/15	MUX & decoders	V	Board		
42	9/12/15	Barrel shifter, counter				
43	10/12/15	digital single bit adder				
44	11/12/15	ROM internal structure				
45	14/12/15	2D decoders				
46	15/12/15	RAM internal structure				

LESSON PLAN

Sl. No.	Date	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
10	2/10/15	Problems	20	Board		
11	20/10/15	Basic op amp	III	Board		
	21/10/15	capacitor switches		"		
12	22/10/15	Non-inverting op amp		"		
13	23/10/15	Operations & Analysis of resistor equivalent		"		
14	24/10/15	of a switched capacitor		"		
15	25/10/15	Passive sensitive integrator, passive		"		
16	26/10/15	or sensitive integrators		"		
17	27/10/15	Signal flow graph analysis		"		
18	28/10/15	First order filter		"		
19	29/10/15	Switch sharing		"		
20	30/10/15	fully differential filter		"		
21	31/10/15	switched capacitor gain circuit		"		
22	1/11/15	Parallel resistor capacitor circuit		"		
23	2/11/15	Other switched capacitors		"		
24	3/11/15	Full wave rectifier		"		

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks
		<u>Unit-I</u>			
1	21/9/15	General consideration of one stage op-amp	I	Board	
2	22/9/15	Two stage op-amp		"	
3	23/9/15	Gain boosting stage		"	
4	24/9/15	Comparison i/p range limitations slew rate		"	
5	25/9/15	Basic current mirror Circuit		"	
6	26/9/15	Cascode, Wilson's Current mirror circuit		"	
7	29/9/15	CS, CM Amplifiers		"	
8	30/9/15	Types of Noise		"	
9	1/10/15	Noise in common source stage noise ^{band width}		"	
10	2/10/15	Problems			
			II		
		<u>Unit-II</u>			
11	5/10/15	PLL Concept	II	Board	
12	6/10/15	PLL in locked condition		"	
13	7/10/15	IC - PLL's		"	
14	8/10/15	Phase detector		"	
15	9/10/15	Voltage controlled oscillator		"	
16	12/10/15	Case study: Analysis of monolithic		"	