

LESSON PLAN

Period	Date (Tentative)	Topic (UNIT-)	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Rev
1	22/8	OPAMP: General Consideration - Offset, Saturation OP-Amps	I	BB		
2	23/8	Saving Loading Stage Comparison D/P Rank	II	II		
3	26/8	Limitations, Slew Rate Current mirrors	II	II		
4	29/8	Single Stage Amplifier - Intro	II	PPF		
5	30/8	Simple CMOS, BJT current mirror	II	II		
6	1/9	Cascode Wilson Wilson current mirror		II		
7	2/9	Noise: Types of noise Thermal noise	II	II		
8	6/9	Flicker noise, noise in op-amps	II	II		
9	8/9	UNIT-II PLL - Introduction	III	II		
10	9/9	PLL Concepts	II	II		
11	13/9	The PLL in locked condition.	II	II		
12	15/9	Integrated ckt PLL's	II	II		
13	16/9	Phase detector	II	II		
14	19/9					
15	20/9	case-study	II	II		
		Analysis of	II	II		
16	22/9	The 560 B	II	II		
		monolithic	II	II		
17	23/9	PLL		II		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
18	26/9	<u>UNIT 11</u> Switched Capacitor Circuits - Intro	11	BB		
19	28/9	Basic building blocks of op-Amps	"	PPT		
20	29/9	Capacitors, switches	"	BB		
21	30/9	non-overlapping clocks. Basic operations & Analysis	"	PPT		
22	3/10	Resistor equivalence of a Switched Capacitor	"	PPT		
23	4/10	Parasitic sensitive Integrators	"	PPT		
24	6/10	Parasitic Insensitive Integrators	"	BB		
25	13/10	Signal Flow Graph Analysis	"	"		
	26/10		"	"		
26	14/10		"	PPT		
			17/10 - 22/10	- 2 msd		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
27	24/10	logic families & characteristics	IV	PPt		
28	25/10	CMOS, TTL	II	II		
29	27/10	ECL, logic families CMOS, TTL	II	II		
30	28/10	Interfacing comparisons of logic families	II	II		
31	31/10		II	II		
32	1/11	combinations/ logic designs using VHDL	II	II		
33	3/11	VHDL modeling for Decoders	II	PPt		
34	4/11	encoders	II	II		
35	7/11	multiplexers	II	II		
36	8/11	Sequential		II		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
37	10/11	Sequential IC design using VHDL.	11	BB		
38	11/11	VHDL modeling for latches.	11	BB		
39	15/11	Flip flops, counters.	11	PPT		
40	19/11	Shift Registers.	11	BB		
		UNIT - 5	11			
41	18/11	Digital Integrated system building blocks: multiplexers.	11	PPT		
42	21/11	Decoders.	11	BB		
43	21/11	Barrel Shifters.	11	PPT		
44	24/11	Counters: Digital Single bit adders.	11	BB		
45	25/11	Memory: ROM Internal structure.	11	HT		
46	28/11	2D decoding Commercial type Timing & APNs.	11	HT		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
47	29/11	RAM Internal structure.	"	"		
		Unit-5	51			
48	1/12	Comparators using an op-amp for a comparator - charge injection error -	"	"		
49	2/12	Latched comparator.	"	PN		
50	9/12	Resistor Rate D/A converter, decoder based converter.	"	BB		
51	6/12	Resistor String converter, folded resistor.	"	PPS		
52	9/12	String converter Binary scale converter.	"	"		
53	9/12	Binary weighted resistor converter.	"	"		
54	12/12	Resistor Rate A/D Converter, Integrating converter.	"	"		
55	12/12	Successive approximation converter.	"	"		
56	15/12	DAC based Successive	"	"		
57	16/12	Approximation.	"	"		

19/12/16 - 24/12/16 - 2 MDS