

LESSON PLAN

Topic	Unit No.	Teaching Method	Remarks
1. Introduction to the structure of the lesson	6	Class Room	
2. Introduction to the lesson	6	"	
3. Introduction to the lesson for the lesson	6	"	
4. Introduction to the lesson	6	"	
5. Introduction to the lesson	6	"	
6. Introduction to the lesson	6	"	
7. Introduction to the lesson	6	"	
8. Introduction to the lesson	6	"	
9. Introduction to the lesson	6	"	
10. Introduction to the lesson	6	"	

LESSON PLAN

Sl. No.	Date	Topic	Unit No.	Teaching Methodology	Remarks	Teacher's Signature
31	24/02/20	DATA DEFECTS (attributes)	9	Slide & PPT		
32	24/02/20	Pushing Basic (attributes)	9	"		
		Unit 5 DATA INPUT STRUCTURE IN MIPS		"		
33	24/02/20	Multiplexing and Data Selection	9	"		
34	24/02/20	State Machine Description	9	"		
35	24/02/20	Open Collector Gates	9	"		
36	24/02/20	Three State Buffering	9	"		
37	24/02/20	A General Data Flow Circuit	9	"		
38	24/02/20	Updating Basic Utilities	9	"		
39	24/02/20	Behavioral Description of hardware	9	"		
40	24/02/20	Process Statement as action statements	9	"		
41	24/02/20	Sequential unit statements	9	"		
42	24/02/20	Formatted ASCII I/O operators, MIO	9	"		
		Board Design				
		Unit 6 CPU ARCHITECTURE FOR DESCRIPTION IN MIPS				
43	24/02/20	Behavioral Description of hardware	6	"		
44	24/02/20	Behavioral Description of hardware	6	"		

LESSON PLAN

Period	Date	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
17	14/10/19	Writing Subroutine	1	Black Board, PPT		
18	14/10/19	Reading a Test Bench	1	"		
19	14/10/19	Reading Alternative Top Level Writing	1	"		
				"		
		UNIT 2 DESIGN ORGANIZATIONS & PARAMETERIZATIONS		"		
20	14/10/19	Definition and	2	"		
21	14/10/19	Usage of Subprograms	2	"		
22	14/10/19	Packaging parts and	2	"		
23	14/10/19	Design Parameterization	2	"		
24	14/10/19	Design Configuration	2	"		
25	14/10/19	Design Libraries	2	"		
		UNIT 3 DESIGN ORGANIZATIONS & PARAMETERIZATIONS		"		
26	14/10/19	Utilities for high level description	3	"		
		Type Declaration & Usage	3	"		
27	14/10/19	Logic Operators	3	"		
28	14/10/19	Subprogram Parameter Types & Overloading	3	"		
		Other Types	3	"		
29	14/10/19	Type related Issues	3	"		
30	14/10/19	Pre defined Identifiers	3	"		

Period	Date (tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
		UNIT - 1 INTRODUCTION		Black Board, PPT		
1	17/11/19	An overview of Design Procedures Used for System Design using CAD tools	1	"		
2	18/11/19	Design Entry	1	"		
3	19/11/19	Synthesis, Simulation	1	"		
4	21/11/19	Optimization, Place & Route	1	"		
5	24/11/19	Design verification tools	1	"		
6	25/11/19	Examples using commercial IC based on VHDL	1	"		
7	26/11/19	Elements of VHDL	1	"		
8	28/11/19	Top Down Design with VHDL Subprograms	1	"		
9	01/12/19	VHDL Controller Description	1	"		
10	02/12/19	VHDL Operators	1	"		
		UNIT - 2 BASIC CONCEPT IN VHDL		"		
11	04/12/19	Characterizing hardware languages	2	"		
12	05/12/19	Objects and Clauses	2	"		
13	08/12/19	Signal Assignments	2	"		
14	09/12/19	Concurrent & Sequential Assignments	2	"		
15	10/12/19	Structural Specification of hardware parts	2	"		
16	15/12/19	Library writing of Primitives	2	"		